Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is retiming in STA and where to use it?

Status
Not open for further replies.

sandysuhy

Member level 2
Member level 2
Joined
May 5, 2005
Messages
43
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,679
Hi

What is Retiming in STA.Where can I use it.
Regards
Sandysuhy.
 

synopsys retiming

You can refer to some DSP vlsi design books about
retiming, or sometimes this technique is also used in
datapath of uP, when deep pipeline architechture are
to be designed. but it is usualy cunstom design. some tools support it for sstandart cell based design,
what are you aiming at?
 

dc pipeline retiming

Retiming is inserting some flip-flops in the middle of your critical path to make it work over 2 cycles instead of one: that makes meeting timing easier.
 
formal verification retiming

read vlsi signal processing by keshab parhi book
u will get more information about retiming
 

Retiming

Synthesis and Optimization of Digital Circuits by
Giovanni De Micheli

has a good section about retiming. A recent paper
for retiming is
Efficient implementation of retiming
by Narendra Shenoy and Richard Rudell
 

Re: Retiming

You can refer to some DSP vlsi design books about
retiming, or sometimes this technique is also used in
datapath of uP, when deep pipeline architechture are
to be designed. but it is usualy cunstom design. some tools support it for sstandart cell based design,
what are you aiming at?


To reply for this , actually I am trying to design a library(full custom) so I need to know about retiming and pipelining issues.
Regards
Sandeep.
 

Retiming

Today, synthesis tool can perform retiming, but I still not heared of retiming during STA.
 

Retiming

today, DC can help you retiming the data path.
 

Re: Retiming

- Retiming is NOT a technique used in the STA but in Synthesis.

- Retiming(Register retiming) is a sequential optimization technique that moves registers through the combinational logic gates of a design to optimize timing and area.

- For synopsys DC tool, there are 3 kind of retiming method.

1. optimize registers: change both sequential and comb log by adding addtional DFF in paralell to the comb logic instead of just using one ( the case after the optimization with area 0 ). In such a case, the driving strength becomes stronger so we gain in timing.

2. pipeline design: in this case, the comb logic is changed by inserting the additional registers in the comb logic. The level of the pipeline is specified by the user.

3. balance registers: something like "timing borrow". By moving the DFF forwards or backwords, it borrows timing in the front or back of the DFF to satisfy the timing reqiremet at the other side.

You could refer to the Synopsys Manual (SOLD). DC part, there is a manual called "Design Compiler Reference Manual: Register Retiming" for detail.

But in practice, seldom did we use this techique. Since it will bring a lot of trouble in the verification, especially in formal verification since your formal verication tool does not know you change the structure in synthsis. I use the third part compliance verification tools. If you are using Synopsys Formal, the situataion may be better. Anyway they are from the same company, Should have some additional command to support it.
 
Re: Retiming

:|
wherer can i find
<Synthesis and Optimization of Digital Circuits>
??
thanX
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top