Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What exactly is the At Speed Test ?

Status
Not open for further replies.

shwetha100

Junior Member level 1
Junior Member level 1
Joined
Mar 9, 2010
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Florida
Activity points
1,410
Can someone clearly explain what at speed test is? I have found similar posts on this website but couldn't get to a post where I understood what it is all about.

Thanks.
 

Re: At Speed Test

Hi,

Normally test clocks have low frequencies. At these frequencies basically you can check the connectivity of the nets (e.g. shorts/opens). However you cannot see the real parasitic effects of a functional clock which has higher frequency than test clocks.

At this point using at-speed-clock, which means running the circuit at its functional frequency, you can gather more information (e.g. path delay) and improve the coverage.

Best regards,
Gokhan
---
 

Re: At Speed Test

At speed test scan generates two clock cycles for the capture cycle at functional frequency.
 

Re: At Speed Test

At speed test are used in analyzing path delay/transition delay of circuit. Normal tests are good to test 'stuck at' faults but they fail in testing timing behavior of circuits.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top