Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does LEC stand for?

Status
Not open for further replies.

Wenf.Yeh

Junior Member level 3
Junior Member level 3
Joined
Aug 21, 2007
Messages
28
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,283
Activity points
1,475
Hi,guys

what is LEC? :cry:
what I can do with this "LEC" ?:cry:
and how to do ?:cry:

Arthur
 

lec sample script

Hi Arthur,

LEC is nothing but Logic Equivalence checking.. LEC can be done with Conformal, Formality, Formal PRo tools..

It is basically checking functionality between RTL and Netlist... and also you can check the functionality between pre-layout netlist and post layout netlist just to make sure that P&R tool didnt goofed up anything...

Pls find the sample script to run LEC,

set system mode setup

set log file ddc.log -replace

read library -Both -sensitive -Verilog <std_Cells_verilog_file>

read design <original netlist > -Verilog -Golden -sensitive
read design <post_layout netlist > -Verilog -Revised -sensitive
# Also read memory .v if u have any

add black box <mem_name> -both
add black box <mem_name> -both

set system mode lec
add compare points -all
compare

You can follow the flow from the userguide of Conformal which is from Cadence..

Hope this helps you,

Regards,
Pinkesh
 

lec conformal script

Hi Pinkesh,
do u mean post-sim can be replaced by LEC ?
there is a opinion that SDF back annotated post-sim can be replaced by LEC
what do u think about it ?
Bset Regards,
Arthur
 

Re: LEC?

Post sim cannot be replaced by LEC...Post sim is a dynamic testing which ur functional paths are tested.. LEC just checks the proper values are passing in by comparing RTL with netlist or netlist with netlist...

Post sim with SDF annotation is to check for timing with the functionality...here no delays are considered..

Regards,
Pinkesh
 

    Wenf.Yeh

    Points: 2
    Helpful Answer Positive Rating
Re: LEC?

I've a doubt. would it be possible to do "add mapped points" in tcl mode?
 

Re: LEC?

Hi
It may be possible to replace sdf-sims with LEC+STA.
A flow can be
RTL->Netlist
Netlist sim without SDF,
STA with proper rspf(parasiticfile) on Post layout netlist
LEC
for RTL vs Netlist.
If you would like to know how to run LEC: and more abou it
http://www.vlsiip.com/formality
Kr,
Avi
 

LEC?

Hi Avimit,
I just konw about the traditional ASIC flow,
and could you pls email me some materials about the today's ASIC flow ?
and in case I get some error in each step,what should I do?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top