Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does forward annotation of timing information mean?

Status
Not open for further replies.

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
292
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,455
frenz,

can anyone explain wat exactly forward annotation of timing information means?? how it differs from back annotation..........

thanks
prasad
 

SDF

forward annotation is annotate current netlist timing information as a guide for next step for timing optimization.

backward annotation is for timing verification.
 

SDF

Forward annotation is used to guide the P&R and clock tree insert, it is not very accurate cos the cell delay and net delay are estimated based on the models, after p&R tools can calculate the net and cell delay from the real circuit, it tells the timing more accurate and this is called the back annotation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top