Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The DCM and the BUFG do not really compare. They serve two different purposes. The DCM is a digital clock manager which is a fancy name for a DLL or PLL. This is a complex block and shift clocks in phase, it can change the frequency of the input clock. A BUFG is just a global buffer that can connect to the low skew routing lines.
Let's say I need a 2X frequency clock distributed across a large portion of the FPGA. I would use the DCM to generate the 2X clock. Then I would follow the DCM with a BUFG to get to the low skew lines. So I would use both features together.
both of them are the first global clock resource in xilinx fpga.
dcm is used to manage the clock period and phase shift.
bufg is used to nake good clock tree and get better drive capability for big fanout signals.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
