Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

vlsi design verification

Status
Not open for further replies.
I'm hearing the term for first time. Few minutes of googling tells me this: A new approach to verification which is a mix of formal verification and simulation. It is a coverage driven simulation where the un-covered parts of code in simulation is detected and input stimulus are generated accoringly.

This ppt from Stanford Uni can give you a better idea
verify.stanford.edu/TALKS/iccad99.ppt
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top