ramspoly
Newbie level 2
I'm looking for some tutorial which explains what syntax in VHDL is synthesizable to a particular hardware block. For example, with-select or case statement can be synthesizable to MUX and if else statement synthesizable to MUX with priorities etc.