shaiko
Advanced Member level 5
Hello,
Is it possible to instantiate a VHDL component from 2 different entities?
Some signals are used only in one entity and the remaining signals are used only by the second...
Is it possible to instantiate a VHDL component from 2 different entities?
Some signals are used only in one entity and the remaining signals are used only by the second...