Nitya1
Newbie level 4
What does this error in Verilog mean while synthesizing a file & how to correct?
Cannot perform synthesis because libraries do not have usable basic gates. [LBR-172]
Cannot perform synthesis because libraries do not have usable basic gates. [LBR-172]