Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

verilog code for generic multiplier using repeat

Thread starter prafvik
Start date May 21, 2013

Status: Not open for further replies.

May 21, 2013

#1

P

prafvik

Newbie level 5

Can any body help me in doing verilog code for generic multiplier ?

May 22, 2013

#2

T

TrickyDicky

Advanced Member level 7

easy.

a <= b*c;

Status: Not open for further replies.

Similar threads

K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
The question for Verilog math question
- Started by EDA_hg81
- Sep 8, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
S
Cannot identify inferring latches in code
- Started by sims0702
- Apr 12, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top