Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

vera and system verilog

Status
Not open for further replies.

manivannanrm

Junior Member level 2
Junior Member level 2
Joined
May 23, 2006
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,440
hi can any body say the importance of vera and system verilog in verificarion and its feature and tools.

regards,
Manivannan
 

Hi Manivannan,
Vera, SV provide solid foundations for you to build a comprehensive testbench, the feature list is quite easy to figure out if you look at their LRM - just scan through TOC of the LRM. TO make effective use of the same, a solid framework such as VMM is essential, see:
HTH
Ajeetha, CVC
**broken link removed**
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top