Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCO gain in Frac-N PLL system...

Status
Not open for further replies.

gggould

Member level 3
Joined
Apr 10, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
532
Hi all,

Does anyone know how to set Kvco properly in a fracN PLL system?
I understand the PVT/coarse tune/loop BW/spur parts, but is there anything else?

Say fref=10MHz with 111mesh DSM, does the Kvco need to be larger than 70MHz?? Please add any parameter if I missed.

Thanks
gggould
 

Pay attention that it is not suitable to increase the value of the Kvco. Because it leads make your PLL unstable. try to design your VCO with Kvco as low as possible.
have fun
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top