Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Validation: Creating command structures using System Verilog

Status
Not open for further replies.

casey480

Junior Member level 1
Junior Member level 1
Joined
Dec 7, 2009
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
I have a DUT with two interfaces, and similar commands can be executed on each.

cmd_int_a would have a different opcode than cmd_int_b, but the same payload and net effect. How can I efficiently abstract this and write a test which can run on either interface? Use a function to translate it? A struct?
 

Re: Validation: Creating command structures using System Ver

have you tried out virtual interface ?
 

Re: Validation: Creating command structures using System Ver

If your DUT has 2 similar bus(interface) you can create 1 SV interface module and instantiate it 2 times in your testbench. Then you can refer to each ether using instance names or you can use SV virtual interfaces.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top