Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Does anyone have any idea how to tradeoff between UGB Phasemargin & DC Gain for a single ended folded cascode differential + Common gate stage?????????
Hi Nikhil,
Considering that you have only two poles inside UGB.
UGB can be decided by gain & first dominant pole location. Ex: For high BW (600MHZ, your other post) your pole should be far from origin.
Now for Phase Margin >30deg <45deg your 2nd pole location should be close to your UGB.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
