Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Track and Hold Design in CMOS 0.18um

Status
Not open for further replies.

anu_pillai84

Newbie level 3
Joined
Nov 25, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
Hello Everyone,

Need one help. I need to design a flip-around track and hold circuit in CMOS 0.18um technology with an input swing 0.2Vpp to 0.4Vpp from a generator with 50 ohm impedance and an accuracy of 10-bits. Sampling frequency is 10 M s/s.It needs to drive a load capacitance of 1pF.Can somebody please help me answer the following questions?

1. How do we choose the GBW and DC gain of the OP-AMP?
2. How do we determine the value of the hold capacitor?
3. What DC level should I choose at my input?


Any suggestions and pointers to relevant references will be a big help.

Thanks.

With Regards,
Anu Pillai.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top