to increase the speed of Design

[niraj_m]

Hi
Can we design a flop to work on both edges of clock ? In this scenario how do we takecare of timing and metastability issues ?

Pls brainstorm your points .

Also if you have any paper or link pls do point. It really helps me .

Thanks in advance

 

[iwpia50s]

You cannot have a flop working on both edges of the clock, that why it is called an edge triggered device. You have to decide which edge of the clock you want to use.

 

[AdvaRes]

Hi
Can we design a flop to work on both edges of clock ? In this scenario how do we takecare of timing and metastability issues ?

Pls brainstorm your points .

Also if you have any paper or link pls do point. It really helps me .

Thanks in advance

Parallelization increases the speed of your circuit. Use dual/quad pumping for clocking.

 

[niraj_m]

Thanks for your reply.

Yes true that flop needs to latch on edge of clock , so do current philosophy of flop. Also we can construct a dual edge flop , wherein flop latches data on both edges on clock ,yes it tedious process .
I have got few info on these , further links helps .

 

[onlymusic16]

You cannot have a flop working on both edges of the clock, that why it is called an edge triggered device. You have to decide which edge of the clock you want to use.

You can always design a dual edge triggered flip flop but you do not normally find them in your designs. Why? because very few EDA tools support them.

 

[mstarilov]

You cannot have a flop working on both edges of the clock, that why it is called an edge triggered device. You have to decide which edge of the clock you want to use.

You can always design a dual edge triggered flip flop but you do not normally find them in your designs. Why? because very few EDA tools support them.

Dual-edge flops typically used to reduce power consumption in design. Most of modern synthesis and backend tools work properly with such flops.