Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing Score issue in Lattice ISPLever

Status
Not open for further replies.

imbichie

Full Member level 6
Joined
Jul 30, 2010
Messages
381
Helped
55
Reputation
110
Reaction score
54
Trophy points
1,308
Location
Cochin/ Kerala/ India or Bangalore/ Karnataka/ Ind
Activity points
3,580
Hi Friends,

I am working with Lattice FPGA, for synthesis i am using ISPLever. Now i need to change the rtl's working frequency from 96Mhz to 192Mhz, but during the synthesis i didnt get the TIMING SCORE as '0'. when i used the freq 96Mhz i got Timing Score as 0, but now i cant. So what are the changes that i should made to achieve timing score as 0 at 192Mhz.

Thanks in Advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top