Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Thumb rule for "memory bits wastage" in Codec desi

Status
Not open for further replies.

mohankumar.pandian

Newbie level 4
Joined
Aug 6, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
mohankumar pandian

I am involved in codec design for FPGA and ASIC platforms. Our design work involves a lot of data storage & our nature of data processing demands a lots memory partioning, were some times width and depth of the memory is not powers of 2, so it leads to cosiderable amount of memory bits wastage, regarding this I have 2 doubts,

1. Do we have any kind of THUMB rule for "permissible percentage of memory bits that can be wasted w.r.t overall memory bits consumption" ?

2. Could anybody suggest any site or document were I can get all possible types of memory dimensions for different process technology & also for different Fabs.

Thanks in advance,

Regards,
Mohankumar.Pandian
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top