Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The stability of LNA?

Status
Not open for further replies.
stern stability

Is it risky to run the VDD of the LNA at the output of the LNA itself? Will it be prone to oscillation? The output AC signal will couple to the VDD, will it result in a positive feedback?

Thanks
 

lna stability equations

I added a 20f capacitance between the output node and Vdd in the simulation. The LNA still works fine in simulation but will it in real silicon?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top