Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The negative edge triggered FFs

Status
Not open for further replies.

khaila

Full Member level 2
Full Member level 2
Joined
Jan 13, 2007
Messages
121
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
2,105
The refernce of Setup/Hold Time in FFs with POSEDGE is the rising edge of its CLOCK.

But!!!
When we have FFs with NEGATIVE edge, what is the clock reference??? is it the rising edge or the negative edge???
 

Re: FFs with Negedge!!!

If you mean by the reference is the edge for which to measure the setup and hold time, then for negative edge triggered FFs, you should use the falling edge .
 

    khaila

    Points: 2
    Helpful Answer Positive Rating
Re: FFs with Negedge!!!

The moment we say it as a negative edge triggered FF, Negative or falling edge of clock become the reference point, we have to measure both setup and hold time only with reference to this falling edge of clock
 

    khaila

    Points: 2
    Helpful Answer Positive Rating
Re: FFs with Negedge!!!

For the negative edge triggered FFs all the timing parameters are measured with reference to the falling edge or the negative edge of the clock
 

Re: FFs with Negedge!!!

For the negative edge triggered flipflops the setup and hold time analysis is done with respect to the falling edge of the clock.
 

Re: FFs with Negedge!!!

w.r.t to edge timing analysis. ha ha its simple
 

FFs with Negedge!!!

is thr any spl application for using -ve edge FF??

is thr any performance difference between +ve edge n -ve edge?
 

Re: FFs with Negedge!!!

it's negedge for negedge DFF's clock reference.




khaila said:
The refernce of Setup/Hold Time in FFs with POSEDGE is the rising edge of its CLOCK.

But!!!
When we have FFs with NEGATIVE edge, what is the clock reference??? is it the rising edge or the negative edge???
 

Re: FFs with Negedge!!!

Normally during synthesis, the tool will invert the clock and still use a posedge flop.
Not sure whether all tools will do this every time. But seen this with synopsys power compiler.
 

Re: FFs with Negedge!!!

tool will add inverter in clock path
 

FFs with Negedge!!!

i agree with spauls
u need not to consider negative edge of clk, just using it when necessary
 

Re: FFs with Negedge!!!

Hi Buddy,
Its simple..
For -ve edge triggered flipflops, timing parameters setup and hold time are calculated w.r.t -ve edge or the falling edge of the clock
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top