Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

test DAC with an ideal ADC

Status
Not open for further replies.
T

tibusso

Newbie level 4
Joined
Oct 30, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
ireland
Activity points
1,333
Hi all,

I have to simulate an 6 bit 4 GSps current steering DAC in Virtouso Analog Design Environment. I need of an ideal 6 bit ADC to test the DAC. How can I do? Do you have an HDL code for this component? Or it is better to build the ADC with ideal elements?

Thank you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top