etherios
Member level 4
- Joined
- Nov 19, 2003
- Messages
- 73
- Helped
- 1
- Reputation
- 2
- Reaction score
- 1
- Trophy points
- 1,288
- Location
- Where eagles dare
- Activity points
- 748
I am describing a full adder cell in synopsys and i want to be synthesised with the full adder cell of my 0.13 library but the tool uses the gate implementation. What should i do in order to be synthesised with that cell i want from the library?