Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Switched-Capacitor Delaying Unit

Status
Not open for further replies.

darwinxie

Junior Member level 2
Joined
Dec 3, 2010
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,455
Hi all. Is there any one knows how to realize a delaying unit (z ^ -1) functional block using switched-capacitor circuit?
Please let me know, if you know any references for it.

Thanks in advance.
:-D
 


Here is one possible solution:

SC_Z.jpg
 

Thanks LvW for the solution. I figured out that circuit realizes half clock delay (z ^ -1/2). But after I tried to cascade it, the combined circuits work as a delaying unit of 1 clock (z ^ -1). Exactly what I was looking for.

Thanks again for your help..
:-D
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top