Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

switched cap circuit analysis

Status
Not open for further replies.

anadigi

Junior Member level 3
Junior Member level 3
Joined
Oct 1, 2004
Messages
28
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,283
Activity points
192
Hello Frds,
I am posting 2 pictures.. Plz help me analysing these circuits..
Assume some intial conditions for the negative terminal of OPAMP..

The questions I hav in mind are:
1. Wht do these circuits do? Wht is the fundamental difference in working of these circuits?
2. Wht will be the effect of parasitic cap at negative terminal of OPAMP to overall performance?
3. Wht will be the voltage waveform at negative terminal of OPAMP?

All replies are welcome..
Thanx
Anadigi
 

The second TH is a inverting circuit which is parasitic insensitive. It is also non-delaying as a change in the input results in a change at the output. The first circuit on the other hand is parasitic sensitive. There is a good desciption in "analog integrated circuit design" by johns and martin on page 400 ff.
 

    anadigi

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top