Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Subthreshold CMOS design

Status
Not open for further replies.

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
174
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,572
I am currently designing a ring VCO in CMOS subthresold region of operation. The output level of the VCO varies from 0.5 V to 1 V (VDD) with frequency of 50 MHz. Since all the MOS are in subthreshold region, their output resistance is in the range of MegaOhms. So my VCO output resistance is also in MegaOhms.

Can you help me design a circuit that will do the following:
1. Bring down the VCO output level to 0 V
2. Create an output buffer in Subthreshold region of operation with output resistance of 50 Ω

NOTE: Current-starved Subthreshold design will be very much preferred
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top