Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Stuck-at Faults vs Transition Faults

kashyapgohel

Newbie
Joined
May 13, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
In TDF, we are doing at-speed testing, which will be on chip's functional frequency. As chip is going to function at this frequency only, why we are doing stuck at ?..what is the significance of stuck at fault as all the STR and STF faults are going to cover at chip's frequency in TDF model.
 
Because SAF are a well plowed road and low speed functional pattern
is easy to implement at initial test (probe) while at-speed has to wait
for a well designed packaged test solution (and so taking any DC-
compromised parts further through the value-add-chain before you
send them, where you should've known they were headed?).
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top