Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

strange unconstrained path in Soc encounter

Status
Not open for further replies.

zhangljz

Member level 5
Joined
Oct 19, 2013
Messages
81
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
648
Hi,

I am using encounter for PR, and I tried a very simple design but found unconstrained path. the netlist for PR is :
pr_1.jpg

Only one flip-flop

the constrain file is

pr_2.jpg

after I import the design, when I check" report_timing -unconstrained "

I got 3 unconstrained points, including the clk, and rstb. even the path between clk port and flip-flop clock pin are unconstrained. I am confused.

pr_3.jpg


Anybody knows how to fix this ?

Thank you
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top