Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

step by step to implement BIST

Status
Not open for further replies.

soloktanjung

Full Member level 6
Full Member level 6
Joined
Nov 20, 2006
Messages
364
Helped
51
Reputation
100
Reaction score
43
Trophy points
1,308
Location
nowhere
Activity points
3,194
hi,

i'm a little bit confuse on how to implement BIST in the design? from what i have read, i think that we insert BIST in the RT level. anyone can help?

thanks in advance.
hairo
 

i know memory BIST can be accomplished using eda tools.
 

BIST: Built-in self test
Put the test circuit (test sequence control + pattern generator + result comparator)
into the design.

Yes. There are some tools support BIST insertion.
---------------------------------------------------------------------------------
Memory BIST:
--> http://www.logicvision.com/Products/Silicon_Test/Memory/Nanometer.shtml
--> http://www.mentor.com/products/dft/memorytest/mbistarchitect/index.cfm
--> http://www.mentor.com/products/dft/memorytest/macrotest/index.cfm

Logic BIST:
--> http://www.logicvision.com/Products/Silicon_Test/Logic/BIST.shtml
--> http://www.mentor.com/products/dft/logicbist/lbist_architect/index.cfm
----------------------------------------------------------------------------------

OR
You can wirte the RTL code of pattern generator according to the specific BIST algorithm.
Tool just simplify the process and generate those RTL codes for you.
 

You can use tool, or you can write it yourself.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top