Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

statements in verilog file

Status
Not open for further replies.

yowahoshi

Newbie level 1
Joined
Jul 29, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Hi guys,

I am new here and I need some help from you.
While looking through the verilog files of some cell libraries, I realise 2 definitions at the top and I wonder what do they mean. They are as follow:

define NTC 1
define RECREM 1
define setuphold 1

My guess is that they are for enabling negative timing check and recovery and removal time checks and setup and hold time checks for SDF back annontation. Is that correct?

Thanks in advance.

Regards,
Yogah :)
 

Hi guys,

I am new here and I need some help from you.
While looking through the verilog files of some cell libraries, I realise 2 definitions at the top and I wonder what do they mean. They are as follow:

define NTC 1
define RECREM 1
define setuphold 1

My guess is that they are for enabling negative timing check and recovery and removal time checks and setup and hold time checks for SDF back annontation. Is that correct?

Thanks in advance.

Regards,
Yogah :)


Remember: compiler directives are starting with backquote
so it is correct to write

`define NTC 1
`define RECREM 1
`define setuphold 1


tnx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top