Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Slicing DSP block in Zynq FPGA. Is it possible

Status
Not open for further replies.

Zerox100

Full Member level 6
Full Member level 6
Joined
Mar 1, 2003
Messages
328
Helped
21
Reputation
42
Reaction score
10
Trophy points
1,298
Activity points
2,606
Dear my friend,

Today I bring up with new question.

Is it possible to Slice DSP block in Zynq FPGA?

Could anybody answer please

Thx
 


I want to use a 18x25 mutiplier as two 8x8 mutiplier;; if it is possible????
 

I don't think it is possible because the operand width is 25x18 in the DSP48E1.
 

The Accumulators in the DSP slice can be run in SIMD (single instruction, multiple data) mode, but this prevents the use of the multiplier.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top