Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulink minimum maxium time step setting for VCO simulations.

Status
Not open for further replies.

newmedia

Member level 2
Joined
Nov 24, 2008
Messages
53
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
1,693
Hello all,

I received a source file of a pll simulation from my colleague.
However, I'm not in the situation to ask him about the source codes and bug him. :)

I understand this is tmin, tmax related setting for a VCO and PLL simulations.

Please take a look.

Code:
FFTpoints = 32*1024
Prime_Bin = 2621 %17011%
Fs = vco_freq*FFTpoints/Prime_Bin
L = FFTpoints/Fs ;
Freq_resolution = Fs/FFTpoints
%t = 0:1/Fs:L-(1/Fs);
%T0=1/f0;  W0=2*pi*f0;
%tmin=T0/1e6; tmax=T0/100; tend=500*T0; tnew=51*T0; tnewend=1200*T0;
%Fs = 100*vco_freq
T0=1/Fs; tmin=T0/1e6; tmax=T0/100; tend=1*L; tnew=51*T0; tnewend=1200*T0;

Anybody can tell me what's exactly going on? I think the codes are trying to figure out the number of samples which will faithfully reconstruct the actual waveform. Should i look at anti-aliasing tutorial?

Thank you,
Newmedia
 

I think this is realted to the sampling theory. I think the orginal source code was written with consideration of FFT.
 

I think this is realted to the sampling theory. I think the orginal source code was written with consideration of FFT.
Yeah you're right. Try a sampling rate superior than 10 time the VCO frequency and you'll get clear results.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top