Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Shielding bias nets

Status
Not open for further replies.

Munna107

Newbie
Joined
Aug 27, 2016
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
26
Hi,

Normally we will do shielding for nets with ground. But particularly we will do shielding for PBIAS with VDD/VDDH and NBIAS with VSS, infact in the design we will add cap on PBIAS net intentionally with VDD. What are the advantages by doing like that.?
 

Hi,

I'm not sure, but maybe you talk about guarding.
The main goal is to reduce leakage currents.

Klaus
 

Pmos Vgs is defined wrt Vdd, while nmos wrt to gnd. This might be a reason for such shielding connection.

The reason for shield is high impedance of current source and not necessarily low impedance of it load. So, any small capacitive coupling with noisy line can strongly affect current.
 

I like to route biases under / alongside their reference rail.
This produces "free decoupling". Routing against the other
rail, makes HF PSRR degrade.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top