Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Maximum delays will always have the source or destination as a register we can also set from port to port. Mostly we will represent this by -from and -to . In the sense reg to out, in to reg and also from port -to port etc..,
ex:- set_max_delay 10.0 -from [get_pins inst_dfe_bist_inst_dphy_bist_esc_rx_0/done_rx_esc_sync_reg/Q]-to [get_ports bist_err_rx_esc_sync]
input or output delays will have the source or destination as a port.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.