Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

set_app_var simplified_verification_mode . . . what does this attribute do?

Status
Not open for further replies.

Adam.Yakuvitz

Member level 3
Member level 3
Joined
Jun 6, 2007
Messages
57
Helped
21
Reputation
42
Reaction score
12
Trophy points
1,288
Location
Singapore
Activity points
1,695
set_app_var simplified_verification_mode . . . what exactly does this variable do?

Hello,
We've been re-adjusting our set_app_var attributes. Does anybody know what the simplified_verification_mode variable do? We saw a logic bug when this was turned on, so want to know exactly what this does.

-- Adam
 
Last edited:

Re: set_app_var simplified_verification_mode . . . what exactly does this variable do

Re-pinging this post! Anybody know the answer?
- ay


Hello,
We've been re-adjusting our set_app_var attributes. Does anybody know what the simplified_verification_mode variable do? We saw a logic bug when this was turned on, so want to know exactly what this does.

-- Adam
 

Re: set_app_var simplified_verification_mode . . . what exactly does this variable do

Doing a simple man on the variable gives a detailed explanation for this variable does. I am not sure why you want to post this in the forum.

> man simplified_verification_mode
DESCRIPTION
Setting this variable to true adjusts optimization inside the tool to
prioritize formal verification compatibility over QoR. This enables
single-pass verification for formal verification to pass with as little
effort as possible. .....

There are ~4-5 paragraphs after this. Please do an man in your tool and read it.
 

Re: set_app_var simplified_verification_mode . . . what exactly does this variable do

I've got access to the man page. However, we've seen logical bugs after using this switch. I want people to tell me if they've seen any functional bugs happen due to (under) optimization -- ay


Doing a simple man on the variable gives a detailed explanation for this variable does. I am not sure why you want to post this in the forum.

> man simplified_verification_mode
DESCRIPTION
Setting this variable to true adjusts optimization inside the tool to
prioritize formal verification compatibility over QoR. This enables
single-pass verification for formal verification to pass with as little
effort as possible. .....

There are ~4-5 paragraphs after this. Please do an man in your tool and read it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top