Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

segmentation of current output dac

Status
Not open for further replies.

shriraj19

Newbie level 5
Joined
Jun 11, 2005
Messages
10
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,332
hi
i want to design a current output dac having segmented architecture of binary+unary weighted ,i want to know that for N bit dac design what factors decides segmentation and how optimum segmentation can be done wrt. accuracy,speed and area?
 

Hi,

For a N bit DAC you will have 2^N possible values, the segmentation implies you have a current source generator for each of those 2^N bits. Segmentation provides speed but implies creation of for e.g. a resistor network based current source for each bit value. The accuracy should not really be affected by segmentation (ideally). The area does increase with segmentation. Essentially it is a tradeoff between area and speed that you are dealing with depending on your application you have to decide.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top