Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Requirement of posedge flop after EDT

Status
Not open for further replies.
V

vikram789

Member level 3
Joined
Aug 1, 2008
Messages
59
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,671
Hi ,

Why do we require that only a posedge flop be encountered in a scan-chain .

Also is there any document from where i can get understanding of functioning of EDT

P.S, I belong to Synthesis domain
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top