Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

request help on basic design compiler interview questions

Status
Not open for further replies.

srp

Newbie level 6
Joined
Mar 3, 2008
Messages
14
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,355
compiler interview questions

Hi,

Please can somebody help on what kind of basic design compiler questions to expect on an interview.

Appreciate your help!

Sincerely,
Shubha
 

interview question request help

1. Questions regarding the Synopsys Setup file synthesis. Why link lib and target lib is required and order of search path .

2. clock constraints like uncertainty, clock jitter, skew and etc.
3. explain about timing path.
4. how to specify IO delays.
5. Max dealy significance.
6. Optimization techniques.


Best of luck..

Regards,
Sam
 

Re: interview question request help

What are the optimization techniques in nowadays DC-Topological?
I know the following:
- constrain the critical paths
- clone the logic
- re-balance flops on the pipeline

What are others?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top