Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

report_timing through asynch paths: the reset of a flip flop

Status
Not open for further replies.

casey480

Junior Member level 1
Junior Member level 1
Joined
Dec 7, 2009
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
For characterization purposes, I'd like to know the timing from pin 'reset_b' of my design, through combo logic, thru the 'RB' pin of a specific flop, thru the 'Q' of that same flop, and then to an arbitrary point on my design. This is not a sequential path, and PrimeTime reports all attempts to report it as unconstrained or invalid.

Any tips? Do i need to do a 'set_data_check' command?

Added after 52 minutes:

it looks like ' -enable_preset_clear_arcs' option does what I need in DC, but it doesn't seem to exist in PT. Is there an equivalent?

Added after 14 minutes:

aaannd... I figured it out.

Uou have to explicitly enable checking of such things in primetime, which seems silly at first, as the commands are mostly symmetrical.

set timing_enable_preset_clear_arcs true
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top