Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regarding the virtual clock

Status
Not open for further replies.

kotta

Junior Member level 2
Junior Member level 2
Joined
Nov 21, 2006
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,439
Hai all,

Could any one please post a reply regarding the virtual clock for constarining the combo logic.



regards
sreedhar
 

Input delays to the combo logic and output delays are specified w.r.t a clock, which need not be in the design. This clock is created in the constraints and is not mapped to any pin/port in the logic. hence the name virtual clock

ps : correct me if i'm wrong.
 

Hi,

Its not compulsary to use a virtual clock for constraining the input/output ports...u can also use set_max_delay and set_min_delay constraints for u r combo logic block.

Regards,
dcreddy
 

set_max_delay is higher level of timing constrains ...

in this case u r suming up whole delay into one command..
but when u use input delay w.r.t clock combo delay is not taken ..
PS:correct me ...if i am wrong
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top