Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding Clock Latency and Skew?

Status
Not open for further replies.

RGR

Junior Member level 2
Junior Member level 2
Joined
Jan 31, 2013
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,418
Hai everyone

In my project , at cts stage , after clock routing

Trail 1:
clock skew : 100ps
clock latency :600ps


Trail 2:
clock skew : 200ps
clock latency : 400ps


Which trail is better and why?

please help me.I am using ICC and encounter tool


Thank you

RGR
 

Hi RGR,

The trial 1 and trial 2
it depends upon following
1. what is your block size.
2. Power requirement of the block.
3. CTS structure to TOP clock structure.
...
 

Maybe you need to check for timing performance. Only then you will be able to decide.
 

you should also check:
1- number of the number of buffer added by the post cts setup fix
2- number of the number of buffer added by the post cts hold fix
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
I think skew should be having more priority .. which is very much important to meet. check your design specification for skew and latency limit.
 

you should also check:
1- number of the number of buffer added by the post cts setup fix
2- number of the number of buffer added by the post cts hold fix

Could you elaborate please (explain in details)?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top