Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reg: FIFO Enabled UART

Status
Not open for further replies.

caniget

Newbie level 5
Joined
Dec 29, 2007
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,373
Dear all,
We are trying to receive more than 16 Character at a time on LPC2478. But we couldn't receive the data. We have done some samples on that. While analyzing the sample, we came to an idea as follows. Please confirm us that the idea is correct or not?

We have generated a 20 byte packet on hyper terminal. While transferring that 20byte into LPC2478, we are receiving the 16 bytes data only. We couldn't receive the bytes more than that. If a send the same packet again, we are receiving the new character instead of existing one.

For Example,
My data is - 7E 00 00 00 00 00 11 00 00 00 00 00 00 00 00 00 21 33 44 55
Received data is - 7E 00 00 00 00 00 11 00 00 00 00 00 00 00 00 00 While sending again the same data Instead of receiving the bytes 21 33 44 55 I am receiving the bytes as same as which I have received first.

From the above study we came to the idea that the FIFO enabled UART Can receive only 16bytes of data at a time. And also the data to be transmitted in the level of 16 bytes only. Please confirm the idea.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top