Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Basically refresh is another kind of operation like a read or a write. As you know 2 commands cannot be processed by the DRAM at the same time.So after you execute the refresh, you will need to wait for the appropriate number of clock cycles to excute an ACTIVE followed by a write or a read.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.