Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

redfine max_string_size verilog

Status
Not open for further replies.

Katerina Gleeson

Newbie level 1
Joined
Feb 7, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
i need to read in a file that could be up to 64k bytes long, and it looks like verilog's max string length is 1024 bytes. i've seen in some sites that it's possible to redefine this size, but i can't find how to do it. i tried just redefining MAX_STRING_SIZE in my parameter list, but the error i receive is "invalid module instantiation." i also tried just putting the value in as my string length, but there was a different error for that. how can i redefine my max string size?
 

I don't know verilog but

1) do you really need ALL of the file in memory at the same time? can you not process it 1024 at a time?

2) create a string array
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top