Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about clock shielding in RF system

Status
Not open for further replies.

easyads

Junior Member level 1
Joined
Oct 10, 2005
Messages
19
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,461
what is clock shielding

In our system, system PLL generate CLK_24M for module ADC in RX. CLK_24M passes through module system PLL, RFPLL, TX and RX in turn and at last arrives at ADC. We want to use groud to do shielding for clock signal CLK_24M.

The question is which groud should we use to do shieding for CLK_24M? The ground of system PLL? Or allocate a seperate ground pad only for shielding CLK_24M? Or when CLK_24M passes throuth system PLL, use system PLL ground for shielding; when when CLK_24M passes throuth RFPLL, use RFPLL ground for shielding and etc?

my email is easyads@163.com

thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top