Query regarding a verilog statement

[mjuneja]

What does this statement means ??

---

Code Verilog - [expand]
1
assign a = ((1'b0) != b);

---

 

[danadakk]

Assigning a test for b variable bit 0 != 1 .....?

From manual an example of typing -

Regards, Dana.

 

[ThisIsNotSam]

this assigns a=1 if b == 1

 

[ads-ee]

assign a = ((1'b0) != b);

What does this statement means ??

I'd be more inclined to say this means the person who wrote the code doesn't know what they are doing.
Or they were lazy and did a global replace of a signal with (1'b0), instead of just assigning the signal with 1'b0 and letting synthesis deal with the logic optimization.

 

[barry]

Very, very strange. should just be:

assign a= b;

Do not hire whoever wrote this.

 

[ThisIsNotSam]

this might be automatically generated code. that would explain why such simple logic became a not so readable statement.

 

[Liffs]

Very, very strange. should just be:

assign a= b;

Do not hire whoever wrote this.