Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problems about LNA output design

Status
Not open for further replies.

xuebi

Junior Member level 2
Joined
Sep 12, 2003
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
187
Now I'm designing the output part of LNA and I found little literature focused the output design of LNA. The following are my questions:
1) The LNA will be connected to the next stage. How to include the next stage input impedance when I simulate LNA using SpectreRF?
2) I use the shunt peaking technique for output design. The gain will be gm*RL*Q. In the output part, C represents the whole capacitance including output capacitance of transistor, parasitics and next stage input capacitance. How can I decide the value of L and R?
Please help me. Thanks a lot!

Added after 4 hours 26 minutes:

Is there anyone who can help me?
Thanks!
 

L should shut resonant with c at fundmetal frequency and RL is equal to optimal output resistance. If the output power is PO, and drain voltage is VD, the RL=(VD-Vsat)^2/PO
 

Thank you very much.

If I want to include the next stage's input impendance, and L should resonate with the whole C , how can I set the output port using SpectreRF for simulation?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top