Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Problem] clock_gating_cell in SCAN insertion

Status
Not open for further replies.

wjccentury

Junior Member level 2
Junior Member level 2
Joined
Sep 12, 2005
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,484
Hello everybody !

I am doing scan insertion under 65nm using DFT Compiler XG mode. When I finished the scan insertion, I checked the dft_drc report before and after scan.
In dft_drc_before_scan.rpt:
There is a warning TEST-121 said a clock_gating_cell can't be made scannable because it is dont_touched.
In dft_drc_after_scan.rpt:
No TEST-121 warning and the test coverage is good.

Then I removed the dont_touch attribute of this clock_gating_cell, but the result was the same.

Then I checked the library information, I found the attribute of this clock_gating_cell included "b, s, d, cg", that is black_box, stable, dont_use and clock_gating_cell.

I think the reason for TEST-121 may be caused by the black_box attribute of this cell.

Am I right? I hope somebody can give ma a hand !!!

Thank you very much !!!
 

By default clk-gating cells are dont toch.
you need to set this as

remove _attribute dont use
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top