Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem about dc writing out

Status
Not open for further replies.

JesseKing

Advanced Member level 4
Joined
Nov 12, 2004
Messages
100
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
838
when using "write -f verilog -h -o *.v", i can not get a hierarchical module.

what is the problem?

btw, i havn't use ungroup
 

Could you provide a testcase? I can try and see, but your question is too vague.
 

Can you show me the hierarchy of your modules?
 

Hey ... dear sir :
please use the following command

write -format verilog -hierarchy top_design_name
 

please provide your synthesis script,
otherwise it is difficult to provide solution.
 

you have the right syntax, But your question is vague, list your module architecture , maybe you get the answer.
In general, using "write -f verilog -h -o TopName.v" get a hierarchical module
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top