Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Design compiler has its own *more primitive* timing engine called design time - which is essentially a poorman version of Primetime. It is used mainly for synthesis and timing check only if you do not have Primetime.
Primetime on the other hand is a signoff timing tool - mainly you signoff your design for tapeout with a spice correlation of 3-5% (couldn't remember how close to spice sim - see SNP website on Primetime).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
