Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Depends upon the process (generic, low power, etc) as well as the cell library (speed or power optimised) and drive strength and PVT. But typical figures for a 2-input NAND, could be:
A pin: 2nW/MHz
B pin: 2.4nW/MHz
To calculate the values manually, I'd recommend running a SPICE sim, if you don't how power characterised libraries.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.